Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with hardware
Search options not deleted
user 29923
For questions involving, but not exclusively about, hardware. (Please use the "hardware-evaluation" for questions exclusively about analysis of hardware components.)
7
votes
1
answer
216
views
How do neural network topologies affect GPU/TPU acceleration?
However, I am not sure how this would affect the efficiency of hardware acceleration using GPU/TPU/some other chip. … If so, is there some rule of thumb for how the connectivity pattern is going to affect the efficiency of hardware acceleration? …
- 173